

INTERNATIONAL STANDARD

**Semiconductor devices - Guidelines for reliability qualification plans -
Part 4: Early failure assessment**

CONTENTS

FOREWORD	2
1 Scope	4
2 Normative references	4
3 Terms and definitions	4
4 Early failure assessment.....	4
4.1 General.....	4
4.2 Early failure assessment for zero failure case	5
4.2.1 General	5
4.2.2 Early failure assessment with χ^2 distribution function	6
4.2.3 Early failure assessment when employing Weibull distribution	7
Annex A (informative) Early failure deriving at the distribution function in case of zero failures	8
A.1 Summary of confidence interval in case of zero failures	8
A.2 Estimation of cumulative failure probability based on χ^2 distribution	8
A.3 Estimation of cumulative failure probability based on Weibull distribution transformation.....	10
A.4 Estimating cumulative failure probability when using binomial distribution.....	12
Annex B (informative) Equivalent failures when the number of failures is zero	13
B.1 Comparison of upper limit of one-sided early failure assessment	13
B.2 Substitute value (S,V) in case of zero failure for Method A.....	14
B.3 Substitute value (S,V) in case of zero failure for Methods B and C.....	14
Bibliography.....	15
Table 1 – Confidence level (C.L.) 60 % ($\alpha = 0,4$) Upper limit of one-sided early failure assessment of cumulative failure probability	5
Table 2 – Confidence level (C.L.) 90 % ($\alpha = 0,1$) Upper limit of one-sided early failure assessment of cumulative failure probability	6
Table B.1 – Substitute value in case of zero failure for one-sided early failure assessment (confidence level (C.L.) 60 % [$\alpha = 0,4$]).....	13
Table B.2 – Substitute value in case of zero failure for one-sided early failure assessment (confidence level (C.L.) 90 % [$\alpha = 0,4$]).....	14

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**Semiconductor devices -
Guidelines for reliability qualification plans -
Part 4: Early failure assessment**

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) IEC draws attention to the possibility that the implementation of this document may involve the use of (a) patent(s). IEC takes no position concerning the evidence, validity or applicability of any claimed patent rights in respect thereof. As of the date of publication of this document, IEC had not received notice of (a) patent(s), which may be required to implement this document. However, implementers are cautioned that this may not represent the latest information, which may be obtained from the patent database available at <https://patents.iec.ch>. IEC shall not be held responsible for identifying any or all such patent rights.

IEC 63287-4 has been prepared by IEC technical committee 47: Semiconductor devices. It is an International Standard.

The text of this International Standard is based on the following documents:

Draft	Report on voting
47/3025/FDIS	47/3034/RVD

Full information on the voting for its approval can be found in the report on voting indicated in the above table.

The language used for the development of this International Standard is English.

This document was drafted in accordance with ISO/IEC Directives, Part 2, and developed in accordance with ISO/IEC Directives, Part 1 and ISO/IEC Directives, IEC Supplement, available at www.iec.ch/members_experts/refdocs. The main document types developed by IEC are described in greater detail at www.iec.ch/publications.

This International Standard is to be read in conjunction with IEC 63287-1.

A list of all parts in the IEC 63287 series, published under the general title *Semiconductor devices - Guidelines for reliability qualification plans*, can be found on the IEC website.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under webstore.iec.ch in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn, or
- revised.

1 Scope

This part of IEC 63287 gives guidelines for the development of reliability qualification plans using the early failure assessment, based on the environmental conditioning and proposed usage of the product. This document is not intended for military- and space-related applications.

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 63287-1, *Semiconductor devices - Generic semiconductor qualification guidelines - Part 1: Guidelines for IC reliability qualification*

Bibliography

IEC 60068-2-1, *Environmental testing - Part 2-1: Tests: Test A: Cold*

IEC 60068-2-30, *Environmental testing - Part 2-30: Tests: Test Db: Damp heat cyclic (12 h + 12 h cycle)*

IEC 60749-11, *Semiconductor devices - Mechanical and climatic test methods - Part 11: Rapid change of temperature - Two-fluid-bath method*

JP001, *Joint publication. foundry process qualification guidelines. (Wafer Fabrication Manufacturing Sites)*

IECQ (Parts 01-03), *IEC Quality Assessment System for Electronic Components (IECQ System)*

JEDEC JESD47, *Failure mechanism based stress test qualification for integrated circuits*

JEDEC JESD74, *Early Life Failure Rate Calculation*

JEDEC JESD94A, *Application Specific Qualification Using Knowledge Based Test Methodology, 2007*

JEDEC JEP122, *Failure Mechanisms and Models for Semiconductor Devices*

JEDEC JESD85, *Calculating Failure Rates in Units of FITS*

JEITA ED-4701/002 *Procedure of the test time and the sample size determination for the life tests*

JEITA EDR-4704, *Application Guide of the Accelerated Life Test for Semiconductor Devices, Japan Electronics and Information Technology Industries Association*

JEITA EDR-4705, *Report on Failure Mechanism of LSI and Reliability Test Method*

JEITA EDR-4708, *Guideline for LSI Reliability Qualification Plan*

AEC Q100, *Stress Test Qualification for Integrated Circuits*