

IPC-6013E to IPC-6013F Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards - Redline Comparison Document

Instructions for using this file:

- This is a side-by-side comparison view of two versions of an IPC document with the “older” document (IPC-6013E) on the left side of the page and the “new” document (IPC-6013F) on the right side of the page.
- Deletions are highlighted in red.
- Added or replaced text is highlighted in blue.
- Moved text is highlighted in green.

In order to align the sections, additional blank pages may be added. This does not alter the text of either document.

The table of contents pages are not linked to sections.

The Principles of Standardization

In May 1995 the IPC's Technical Activities Executive Committee (TAEC) adopted Principles of Standardization as a guiding principle of IPC's standardization efforts.

Standards Should:

- Show relationship to Design for Manufacturability (DFM) and Design for the Environment (DFE)
- Minimize time to market
- Contain simple (simplified) language
- Just include spec information
- Focus on end product performance
- Include a feedback system on use and problems for future improvement

Standards Should Not:

- Inhibit innovation
- Increase time-to-market
- Keep people out
- Increase cycle time
- Tell you how to make something
- Contain anything that cannot be defended with data

Notice

IPC Standards and Publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for his particular need. Existence of such Standards and Publications shall not in any respect preclude any member or nonmember of IPC from manufacturing or selling products not conforming to such Standards and Publication, nor shall the existence of such Standards and Publications preclude their voluntary use by those other than IPC members, whether the standard is to be used either domestically or internationally.

Recommended Standards and Publications are adopted by IPC without regard to whether their adoption may involve patents on articles, materials, or processes. By such action, IPC does not assume any liability to any patent owner, nor do they assume any obligation whatever to parties adopting the Recommended Standard or Publication. Users are also wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

IPC Position Statement on Specification Revision Change

It is the position of IPC's Technical Activities Executive Committee that the use and implementation of IPC publications is voluntary and is part of a relationship entered into by customer and supplier. When an IPC publication is updated and a new revision is published, it is the opinion of the TAEC that the use of the new revision as part of an existing relationship is not automatic unless required by the contract. The TAEC recommends the use of the latest revision. Adopted October 6, 1998

Why is there a charge for this document?

Your purchase of this document contributes to the ongoing development of new and updated industry standards and publications. Standards allow manufacturers, customers, and suppliers to understand one another better. Standards allow manufacturers greater efficiencies when they can set up their processes to meet industry standards, allowing them to offer their customers lower costs.

IPC spends hundreds of thousands of dollars annually to support IPC's volunteers in the standards and publications development process. There are many rounds of drafts sent out for review and the committees spend hundreds of hours in review and development. IPC's staff attends and participates in committee activities, typesets and circulates document drafts, and follows all necessary procedures to qualify for ANSI approval.

IPC's membership dues have been kept low to allow as many companies as possible to participate. Therefore, the standards and publications revenue is necessary to complement dues revenue. The price schedule offers a 50% discount to IPC members. If your company buys IPC standards and publications, why not take advantage of this and the many other benefits of IPC membership as well? For more information on membership in IPC, please visit www.ipc.org or call 847/597-2872.

Thank you for your continued support.

GEA Mission The Global Electronics Association promotes industry growth and strengthens supply chain resilience.

**About IPC
Standards by
Global Electronics
Association**

IPC standards and publications by Global Electronics Association are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for their particular need. Existence of such standards and publications shall not in any respect preclude any entity from manufacturing or selling products not conforming to such standards and publications, nor shall the existence of such standards and publications preclude their voluntary use.

IPC standards and publications by Global Electronics Association are approved by committees without regard to whether the standards or publications may involve patents on articles, materials or processes. By such action, Global Electronics Association does not assume any liability to any patent owner, nor does Global Electronics Association assume any obligation whatsoever to parties adopting a standard or publication. Users are wholly responsible for protecting themselves against all claims of liabilities for patent infringement.

**Global Electronics
Association
Position Statement
on Specification
Revision Change**

The use and implementation of IPC standards and publications by Global Electronics Association are voluntary and part of a relationship entered into by customer and supplier. When a standard or publication is revised or amended, the use of the latest revision or amendment as part of an existing relationship is not automatic unless required by the contract. Global Electronics Association recommends the use of the latest revision or amendment.

**Standards
Improvement
Recommendations**

Global Electronics Association welcomes comments for improvements to any standard in its library. All comments will be provided to the appropriate committee.

If a change to technical content is requested, data to support the request is recommended. Technical comments to include new technologies or make changes to published requirements should be accompanied by technical data to support the request. This information will be used by the committee to resolve the comment.

To submit your comments, visit the Status of Standardization page at www.electronics.org/status.



IPC-6013E

Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards

Developed by the Flexible Circuits Specifications Subcommittee
(D-12) of the Flexible Circuits Committee (D-10) of IPC

Supersedes:

IPC-6013D September 2017

IPC-6013D Amendment 1

April 2018

Users of this publication are encouraged to participate in the development of future revisions.

Contact:

IPC
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105



IPC-6013F

Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards

If a conflict occurs
between the English
language and translated
versions of this document,
the English version will
take precedence.

Developed by the Flexible Circuits Specifications Subcommittee (D-12) of the
Flexible Circuits Committee (D-10) of **Global Electronics Association**

Global Electronics Association Standards and Artificial Intelligence (AI) Statement

Global Electronics Association is the trading name of IPC International, Inc.,
which owns the copyright to all IPC Standards and other IPC materials.

The Global Electronics Association explicitly prohibits:

- The integration or transfer of any data whether in the form of IPC books,
standards, metadata, or other formats — into AI engines or algorithms by
any person or entity, including authorized distributors and their end users.
- Activities involving data harvesting, text and data mining, enrichment, or
the creation of derivative works based on this data, including the use of
automated data collection methods or artificial intelligence.

**Any breach of these provisions is considered a copyright infringement
unless expressly authorized in advance in writing by the Global Electronics
Association.**

Supersedes:

IPC-6013E – September 2021

Users of this publication are encouraged to participate in the development of
future revisions.

Contact:

Global Electronics Association
3000 Lakeside Drive, Suite 105N
Bannockburn, Illinois
60015-1249
Tel 847 615.7100
Fax 847 615.7105

Table of Contents

1 SCOPE	1	3.2.1 Laminates and Bonding Materials	7
1.1 Statement of Scope	1	3.2.2 External Bonding Materials	7
1.2 Purpose	1	3.2.3 Other Dielectric Materials	7
1.3 Performance Classification, Board Type, and Installation Usage	1	3.2.4 Metal Foils	7
1.3.1 Classification	1	3.2.5 Metal Planes/Cores	8
1.3.2 Printed Board Type	1	3.2.6 Base Metallic Plating Depositions and Conductive Coatings	8
1.3.3 Installation Uses	1	3.2.7 Final Finish Depositions and Coatings Metallic and Non-Metallic	8
1.3.4 Selection for Procurement	1	3.2.8 Polymer Coating (Solder Mask)	12
1.3.5 Material, Plating Process and Final Finish	2	3.2.9 Fusing Fluids and Fluxes	12
1.4 Terms and Definitions	3	3.2.10 Marking Inks	12
1.4.1 As Agreed Upon Between User and Supplier (AABUS)	3	3.2.11 Hole Fill Insulation Material	12
1.4.2 Button Plating	3	3.2.12 Heatsink Planes, External	12
1.4.3 Cover Material	3	3.2.13 Via Protection	12
1.4.4 Target Land (Via Bottom Land)	4	3.2.14 Embedded Passive Materials	13
1.4.5 Capture Land (Via Top Land)	4	3.3 Visual Examination	13
1.4.6 Microvia	4	3.3.1 Profile	13
1.4.7 Core	4	3.3.2 Construction Imperfections	14
1.4.8 Design Data	4	3.3.3 Plating and Coating Voids in the Hole	18
1.5 Interpretation	4	3.3.4 Lifted Lands	18
1.6 Presentation	4	3.3.5 Marking	18
1.7 Design Data Protection	4	3.3.6 Solderability	19
1.8 Revision Level Changes	5	3.3.7 Plating Adhesion	20
2 APPLICABLE DOCUMENTS	5	3.3.8 Edge Board Contact, Junction of Gold Plate to Solder Finish	20
2.1 IPC	5	3.3.9 Strain Relief (Rigid to Flex Transition)	20
2.2 Joint Industry Standards	6	3.3.10 Workmanship	20
2.3 Other Publications	6	3.4 Dimensional Requirements	20
2.3.1 American Society for Testing and Materials	6	3.4.1 Hole Size, Hole Pattern Accuracy and Pattern Feature Accuracy	20
2.3.2 Underwriters Lab	6	3.4.2 Annular Ring and Breakout (External)	21
2.3.3 National Electrical Manufacturers Association	6	3.4.3 Bow and Twist (Individual Rigid or Stiffener Portions Only)	24
2.3.4 American Society for Quality	7	3.4.4 Array Sub-Pallets	25
2.3.5 AMS	7	3.5 Conductor Definition	25
2.3.6 American Society of Mechanical Engineers	7	3.5.1 Conductor Width and Thickness	25
2.3.7 Federal	7	3.5.2 Conductor Spacing	25
3 REQUIREMENTS	7	3.5.3 Conductor Imperfections	25
3.1 General	7		
3.2 Materials Used in this Specification	7		

Table of Contents

1.0	SCOPE	1	3.2.5	Metal Planes/Cores	7
1.1	Statement of Scope	1	3.2.6	Base Metallic Plating Depositions and Conductive Coatings	7
1.2	Purpose	1	3.2.6.1	Electroless Copper Depositions and Conductive Coatings	8
1.3	Performance Classification, Board Type, and Installation Usage	1	3.2.6.2	Electrodeposited Copper	8
1.3.1	Classification	1	3.2.6.3	Fully Additive Electroless Copper Depositions	8
1.3.2	Printed Board Type	1	3.2.7	Final Finish Depositions and Coatings – Metallic and Non-Metallic	8
1.3.3	Installation Uses	1	3.2.7.1	Electrodeposited Tin	8
1.3.4	Selection for Procurement	1	3.2.7.2	Electrodeposited Tin-Lead	8
1.3.4.1	Selection (Default)	2	3.2.7.3	Hot Air Solder Leveling (HASL)/Solder Coating	8
1.3.5	Material, Plating Process and Final Finish	2	3.2.7.3.1	Eutectic Tin-Lead Solder Coating	8
1.3.5.1	Laminate Material	2	3.2.7.3.2	Pb-Free Solder Coating	8
1.3.5.2	Plating Process	3	3.2.7.3.3	Solder Coating Deviations	8
1.3.5.3	Final Finish and Coatings	3	3.2.7.4	Electrodeposited Nickel	8
1.4	Terms and Definitions	3	3.2.7.5	Electrodeposited Gold	8
1.4.1	Design Data	3	3.2.7.6	Electroless Nickel Immersion Gold (ENIG)	8
1.5	Interpretation	3	3.2.7.7	Electroless Nickel/Electroless Palladium/ Immersion Gold (ENEPIG)	8
1.6	Presentation	4	3.2.7.8	Immersion Silver	9
1.7	Design Data Protection	4	3.2.7.9	Immersion Tin	9
2.0	APPLICABLE DOCUMENTS	4	3.2.7.10	Organic Solderability Preservative (OSP)	9
2.1	Global Electronics Association	4	3.2.7.11	Other Metals and Coatings	9
2.2	Joint Industry Standards	6	3.2.8	Polymer Coating (Solder Mask)	10
2.3	Federal	6	3.2.9	Fusing Fluids and Fluxes	11
2.4	Other Publications	6	3.2.10	Marking Inks	11
2.4.1	ASTM International	6	3.2.11	Hole Fill Insulation Material	11
2.4.2	Underwriters Lab	6	3.2.12	Heatsink Planes, External	11
2.4.3	National Electrical Manufacturers Association	6	3.2.13	Via Protection	11
2.4.4	American Society for Quality	6	3.2.14	Embedded Passive Materials	11
2.4.5	AMS	6	3.3	Visual Examination	11
2.4.6	American Society of Mechanical Engineers	6	3.3.1	Profile	11
2.4.7	SAE	6	3.3.1.1	Edges, Rigid Section	12
3.0	REQUIREMENTS	7	3.3.1.2	Edges, Flexible Section (Excluding Stiffened Areas)	12
3.1	General	7	3.3.1.3	Transition Zone, Rigid Area to Flexible Area	12
3.2	Materials Used in this Specification	7	3.3.1.4	Pouch materials	13
3.2.1	Laminates and Bonding Materials	7	3.3.2	Construction Imperfections	13
3.2.1.1	Flexible Material Options	7	3.3.2.1	Measling	13
3.2.2	External Bonding Materials	7	3.3.2.2	Crazing	13
3.2.3	Other Dielectric Materials	7	3.3.2.3	Delamination/Blister	13
3.2.4	Metal Foils	7			
3.2.4.1	Resistive Metal Foil	7			

3.5.4	Conductive Surfaces	26
3.6	Structural Integrity	28
3.6.1	Thermal Stress Testing	29
3.6.2	Requirements for Microsectioned Coupons or Production Boards	30
3.7	Solder Mask Requirements	46
3.7.1	Solder Mask Coverage	46
3.7.2	Solder Mask Cure and Adhesion	47
3.7.3	Solder Mask Thickness	47
3.8	Electrical Requirements	47
3.8.1	Dielectric Withstanding Voltage	47
3.8.2	Electrical Continuity and Isolation Resistance	48
3.8.3	Circuit/PTH Shorts to Metal Substrates	48
3.8.4	Moisture and Insulation Resistance (MIR)	48
3.9	Cleanliness	48
3.9.1	Cleanliness Prior to Solder Mask Application	48
3.9.2	Cleanliness After Solder Mask, Solder, or Alternative Surface Coating Application	48
3.9.3	Cleanliness of Inner Layers After Oxide Treatment Prior to Lamination	49
3.10	Special Requirements	49
3.10.1	Outgassing	49
3.10.2	Fungus Resistance	49
3.10.3	Vibration	49
3.10.4	Mechanical Shock	49
3.10.5	Impedance Testing	49
3.10.6	Coefficient of Thermal Expansion (CTE)	49
3.10.7	Thermal Shock	49
3.10.8	Surface Insulation Resistance (As Received)	49
3.10.9	Metal Core (Horizontal Microsection)	50
3.10.10	Ionic (Resistivity of Solvent Extract)	50
3.10.11	Rework Simulation	50
3.10.12	Bending Test	50
3.10.13	Flexible Endurance	50
3.10.14	Bond Strength (Unsupported Lands)	51
3.10.15	Bond Strength (Stiffener)	51
3.10.16	Destructive Physical Analysis	51
3.10.17	Design Data Protection	51
3.10.18	Performance Based Testing for Microvia Structures – Structural Integrity During Thermal Stress	51
3.11	Repair	51
3.11.1	Circuit Repair	51

3.12	Rework	52
4	QUALITY ASSURANCE PROVISIONS	52
4.1	General	52
4.1.1	Qualification	52
4.1.2	Sample Test Coupons	52
4.2	Acceptance Testing and Frequency	52
4.2.1	C=0 Zero Acceptance Number Sampling Plan	52
4.2.2	Referee Tests	52
4.3	Quality Conformance Testing	52
4.3.1	Coupon Selection	53
5	NOTES	59
5.1	Ordering Data	59
5.2	Superseded Specifications	59
APPENDIX A		60

Figures

Figure 3-1A	Transition Zone	14
Figure 3-1B	Transition Zone	14
Figure 3-2	Unacceptable Cover Material Coverage	16
Figure 3-3	Solder Wicking and Plating Penetration	18
Figure 3-4a	Annular Ring Measurement (External) for PTHs	21
Figure 3-4b	Annular Ring Measurement (External) for Unsupported Holes	21
Figure 3-5	Breakout of 90° and 180°	23
Figure 3-6	Conductor Width Reduction	23
Figure 3-7	Major and Minor Access Holes for Flexible Printed Boards	23
Figure 3-8	Squeeze-Out of Cover Film Adhesive and Ooze-Out of Covercoat	24
Figure 3-9	Missing material or skips in the bead of adhesive squeeze-out at coverlay edges	24
Figure 3-10	Unnecessary Copper Between Conductor and Nodule of Conductor	25
Figure 3-11	Isolated Reductions of Conductor Thickness	26
Figure 3-12	Rectangular Surface Mount Lands	27
Figure 3-13	Round Surface Mount Lands	27
Figure 3-14	Printed Board Edge Connector Lands	27
Figure 3-15	Plated Hole Microsection (Grinding/Polishing) Tolerance	30
Figure 3-16	An Example of Plating to Target Land Separation	30

3.3.2.4	Entrapped Particles	14	3.4.2.2	Squeeze-Out of Adhesive of Coverlay and Ooze-Out of Covercoat	24
3.3.2.4.1	Foreign Inclusions	14	3.4.2.3	Stiffener Access Hole	25
3.3.2.4.2	Foreign Inclusions Between Flexible Printed Board and Stiffener	14	3.4.3	Bow and Twist (Individual Rigid or Stiffener Portions Only)	25
3.3.2.4.3	External Prepreg Resin Deposit	14	3.4.4	Array Sub-Pallets	25
3.3.2.5	Weave Exposure	14	3.5	Conductor Definition	25
3.3.2.6	Mechanically Induced Disrupted Fibers	14	3.5.1	Conductor Width and Thickness	25
3.3.2.7	Scratches, Dents, and Tool Marks	14	3.5.2	Conductor Spacing	25
3.3.2.8	Surface Microvoids	14	3.5.3	Conductor Imperfections	25
3.3.2.9	Color Variations in Bond Enhancement Treatment	14	3.5.3.1	Conductor Width Reduction	26
3.3.2.10	Pink Ring	14	3.5.3.2	Conductor Thickness Reduction	26
3.3.2.11	Deformation Anomalies	14	3.5.4	Conductive Surfaces	26
3.3.2.11.1	Wrinkles	14	3.5.4.1	Nicks and Pinholes in Ground or Voltage Planes	26
3.3.2.11.2	Coverlay and Coverfilm Creases	14	3.5.4.2	Solderable Surface Mount Lands	26
3.3.2.11.3	Circuit Creases	14	3.5.4.2.1	Rectangular Surface Mount Lands	26
3.3.2.11.4	Soda Strawing	15	3.5.4.2.2	Round Surface Mount Lands (BGA Pads)	26
3.3.2.12	Cover Material Requirements	15	3.5.4.3	Wire Bond Pads (WBP)	27
3.3.2.12.1	Cover Material Coverage	15	3.5.4.4	Board Edge Connector Lands	28
3.3.2.12.2	Covercoat Cure and Adhesion	16	3.5.4.5	Dewetting	29
3.3.2.12.3	Cover Material Thickness	16	3.5.4.6	Nonwetting	29
3.3.2.13	Solder Wicking/Plating Penetration	16	3.5.4.7	Final Finish Coverage	29
3.3.2.14	Stiffener Bonding	17	3.5.4.7.1	Exposed Basis Metal(s) (Areas not to be soldered)	30
3.3.3	Plating and Coating Voids in the Hole	17	3.5.4.7.2	Tin-Lead under Solder Mask (Areas not to be soldered)	30
3.3.4	Lifted Lands	17	3.5.4.8	Cap Plating of Filled Holes	30
3.3.5	Marking	18	3.5.4.9	Copper Filled Microvias	30
3.3.5.1	Etched Marking	18	3.5.4.10	Conductor Edge Outgrowth	30
3.3.5.2	Ink Marking	18	3.5.4.11	Nonfunctional Lands	30
3.3.5.3	Ink Marking Adhesion	18	3.6	Structural Integrity	30
3.3.6	Solderability	18	3.6.1	Thermal Stress Testing	31
3.3.7	Plating Adhesion	19	3.6.1.1	Thermal Stress Testing, Method 2.6.8 (Test Condition A)	31
3.3.8	Edge Board Contact, Junction of Gold Plate to Solder Finish	19	3.6.1.2	Thermal Stress Testing, Method 2.6.8 (Test Condition B)	31
3.3.9	Strain Relief (Rigid to Flex Transition)	19	3.6.1.2.1	Thermal Stress Testing, Method 2.6.8 (Microvias)	31
3.3.10	Back-Drilled Holes	19	3.6.1.3	Thermal Stress Testing, Method 2.6.27 (230 °C)	31
3.3.11	Printed Board Cavities	19	3.6.1.4	Thermal Stress Testing, Method 2.6.27 (260 °C)	31
3.3.12	Workmanship	20	3.6.1.5	Deviations to Thermal Stress Testing	31
3.4	Dimensional Requirements	21	3.6.1.6	Microsection Requirements	31
3.4.1	Hole Size, Hole Pattern Accuracy and Pattern Feature Accuracy	21			
3.4.2	Annular Ring and Breakout (External)	21			
3.4.2.1	Solderable Annular Ring (External)	23			
3.4.2.1.1	Solderable Annular Ring (Evidence of Land Edge) Allowance	24			

3.6.2	Requirements for Microsectioned Coupons or Production Boards	32	3.7	Solder Mask Requirements	53
3.6.2.1	Plating Integrity	33	3.7.1	Solder Mask Coverage	54
3.6.2.2	Copper Plating Voids	33	3.7.2	Solder Mask Cure and Adhesion	54
3.6.2.3	Flexible Laminate Integrity	35	3.7.3	Solder Mask Thickness	55
3.6.2.4	Rigid Laminate Integrity	35	3.8	Electrical Requirements	55
3.6.2.5	Delamination or Blistering	36	3.9	Cleanliness	55
3.6.2.6	Etchback (Type 3 and Type 4 Only)	36	3.9.1	Cleanliness Prior to Solder Mask Application	55
3.6.2.6.1	Evidence of Etchback (When Specified)	36	3.9.2	Cleanliness After Solder Mask, Solder, or Alternative Surface Coating Application	55
3.6.2.6.2	Etchback of Fluoropolymer Dielectrics	36	3.9.3	Cleanliness of Inner Layers After Oxide Treatment Prior to Lamination	55
3.6.2.6.3	Copper Penetration	36	3.10	Special Requirements	55
3.6.2.7	Smear Removal	37	3.10.1	Outgassing	55
3.6.2.7.1	Smear removal on Non-Fluoropolymer Laminates (Type 3 and Type 4 Only)	37	3.10.2	Fungus Resistance	55
3.6.2.7.2	Resin Smear on Fluoropolymer Laminates	37	3.10.3	Vibration	55
3.6.2.8	Negative Etchback	38	3.10.4	Mechanical Shock	55
3.6.2.9	Annular Ring and Breakout in a Microsection Evaluation	39	3.10.5	Impedance Testing	55
3.6.2.9.1	Annular Ring and Breakout (External)	39	3.10.6	Coefficient of Thermal Expansion (CTE)	56
3.6.2.9.2	Annular Ring and Breakout (Internal)	39	3.10.7	Thermal Shock	56
3.6.2.9.2.1	Breakout (Internal) Conditions	41	3.10.8	Surface Insulation Resistance (As Received)	56
3.6.2.9.2.2	Microvia to Target Land	42	3.10.9	Ionic (Resistivity of Solvent Extract)	56
3.6.2.10	Lifted Lands	42	3.10.10	Rework Simulation	56
3.6.2.11	Hole Copper Plating	42	3.10.10.1	Through Hole Components	56
3.6.2.11.1	Copper Wrap Plating	44	3.10.10.2	Surface Mount Components	56
3.6.2.11.2	Copper Cap Plating of Filled Holes	45	3.10.11	Bending Test	56
3.6.2.11.3	Plated Copper Filled Vias (Through, Blind, Buried and Microvia)	47	3.10.12	Flexible Endurance	57
3.6.2.12	Microvia Target Land Contact Dimension	48	3.10.13	Bond Strength (Unsupported Lands)	57
3.6.2.13	Microvia Target Land Piercing	49	3.10.14	Bond Strength (Stiffener)	57
3.6.2.14	Minimum Internal Layer Copper Foil Thickness	49	3.10.15	Destructive Physical Analysis	57
3.6.2.14.1	Plated Internal Layers	50	3.10.16	Design Data Protection	57
3.6.2.15	Minimum Surface Conductor Thickness after Plating	50	3.10.17	Performance Based Testing for Microvia Structures – Structural Integrity During Thermal Stress	57
3.6.2.16	Metal Cores	52	3.10.18	Electrical Testing	57
3.6.2.17	Dielectric Spacing	52	3.10.18.1	Dielectric Withstanding Voltage	57
3.6.2.17.1	Default Dielectric Spacing	52	3.10.18.2	Electrical Continuity and Isolation Resistance	58
3.6.2.18	Material Fill of Through, Blind, Buried and Microvia Structures	53	3.10.18.3	Circuit/PTH Shorts to Metal Substrates	58
3.6.2.19	Back-Drilled Holes (Microsection Evaluation)	53	3.10.18.4	Moisture and Insulation Resistance (MIR)	58
3.6.2.20	Nail Heading	53	3.10.18.4.1	Dielectric Withstanding Voltage After MIR	58
			3.11	Repair	58
			3.11.1	Circuit Repair	58
			3.12	Rework	58

Figure 3-17	Separation at External Foil	32
Figure 3-18	Copper Crack Definition	32
Figure 3-19	Examples of Thermal Zones for Microsection Evaluation of Laminate Attributes	33
Figure 3-20	Measurement for Etchback	33
Figure 3-21	Measurement for Dielectric Removal	34
Figure 3-22	Smear Removal Allowance	34
Figure 3-23	Measurement Locations for Fluoropolymer Resin Smear	35
Figure 3-24	Negative Etchback	36
Figure 3-25	Plating Folds/Inclusions – Minimum Measurement Points	36
Figure 3-26	Annular Ring Measurement (Internal)	37
Figure 3-27	Microsection Rotations for Breakout Detection	37
Figure 3-28	Comparison of Microsection Rotations	38
Figure 3-29	Example of Non-Conforming Dielectric Spacing Reduction Due to Breakout at Microvia Target Land	38
Figure 3-30	Surface Copper Wrap Measurement for Filled Holes (Over Foil)	39
Figure 3-31	Surface Copper Wrap Measurement for Filled Holes (Over Laminate)	39
Figure 3-32	Wrap Copper (Acceptable)	39
Figure 3-33	Wrap Copper Removed by Excessive Processing, e.g. Sanding/Planarization/ Etching (Not Acceptable)	40
Figure 3-34	Copper Cap Thickness	41
Figure 3-35	Copper Cap Filled Via Height (Bump)	41
Figure 3-36	Copper Cap Depression (Dimple)	41
Figure 3-37	Copper Cap Plating Voids	41
Figure 3-38	Nonconforming Via fill Between Copper Cap Plating Layers	41
Figure 3-39	Acceptable Via Fill Between Copper Cap Plating Layers	41
Figure 3-40	Example of Acceptable Voiding in a Cap Plated, Copper Filled Via	42
Figure 3-41	Example of Acceptable Voiding in a Copper Filled Microvia without Cap Plating	42
Figure 3-42	Example of Nonconforming Void in a Cap Plated, Copper Filled Microvia	42
Figure 3-43	Example of Nonconforming Void in a Copper Filled Microvia	42
Figure 3-44	Microvia Contact Dimension	43

Figure 3-45	Exclusion of Separations in Microvia Target Land Contact Dimension	43
Figure 3-46	Unintended Piercing of Microvia Target Land (Laser Drilled)	43
Figure 3-47	Intentional Piercing of Microvia Target Land (Mechanically Drilled)	43
Figure 3-48	Measurement of Total Copper Thickness When Selective Hole Plating is Specified	44
Figure 3-49	Metal Core to PTH	45
Figure 3-50	Measurement of Minimum Dielectric Spacing	46
Figure 3-51	Fill Material in Blind/Through Vias When Cap Plating Not Specified	46
Figure 3-52	Void in Fill Material at Hole Wall Interface	46
Figure 3-53	Bending Test	50

Tables

Table 1-1	Default Requirements	2
Table 3-1	Internal or External Metal Planes	8
Table 3-2	Final Finish, Plating and Coating Requirements	10
Table 3-3	Surface and Hole Copper Plating Minimum Requirements for Through-Holes	11
Table 3-4	Hole Copper Plating Minimum Requirements for Buried Vias > 2 Layers, and Blind Vias	11
Table 3-5	Hole Copper Plating Minimum Requirements for Microvias (Blind and Buried)	12
Table 3-6	Hole Copper Plating Minimum Requirements for Buried via cores (2 layers)	12
Table 3-7	Covercoat Adhesion	17
Table 3-8	Solder Wicking / Plating Penetration Limits	18
Table 3-9	Plating and Coating Voids Visual Examination	18
Table 3-10	Edge Board Contact Gap	20
Table 3-11	Minimum Etch Annular Ring	22
Table 3-12	Allowable Squeeze-Out of Coverlay Adhesive and Ooze-Out of Covercoat	24
Table 3-13	Minimum Solderable Annular Ring on Land Area	24
Table 3-14	Conductor Spacing Requirements	25
Table 3-15	PTH Integrity After Stress	31

4.0	QUALITY ASSURANCE PROVISIONS	58
4.1	General	58
4.1.1	Qualification	58
4.1.2	Sample Test Coupons	59
4.2	Acceptance Testing and Frequency	59
4.2.1	C=0 Zero Acceptance Number Sampling Plan	59
4.2.2	Referee Tests	59
4.3	Periodic Quality Conformance Testing	59
4.3.1	Coupon Selection	59
5.0	NOTES	65
5.1	Ordering Data	65
5.2	Superseded Specifications	65
APPENDIX A		66

Figures

Figure 3-1A	Transition Zone	12	Figure 3-19	An Example of Plating to Target Land Separation	32
Figure 3-1B	Transition Zone	13	Figure 3-20	Separation at External Foil	34
Figure 3-2	Unacceptable Cover Material Coverage	15	Figure 3-21	Copper Crack Definition	35
Figure 3-3	Solder Wicking and Plating Penetration	17	Figure 3-22	Examples of Thermal Zones for Microsection Evaluation of Laminate Attributes	35
Figure 3-4	Examples of Printed Board Cavities (Type 2 on Left and Type 3 on Right)	20	Figure 3-23	Measurement for Etchback	36
Figure 3-5a	Annular Ring Measurement (External) for PTHs	23	Figure 3-24	Measurement for Copper Penetration	37
Figure 3-5b	Annular Ring Measurement (External) for Unsupported Holes	23	Figure 3-25	Smear Removal Allowance	37
Figure 3-6	Breakout of 90° and 180°	23	Figure 3-26	Measurement Locations for Fluoropolymer Resin Smear	38
Figure 3-7	Conductor Width Reduction	23	Figure 3-27	Negative Etchback	39
Figure 3-8	Major and Minor Access Holes for Flexible Printed Boards	24	Figure 3-28	Plating Folds/Inclusions – Minimum Measurement Points	39
Figure 3-9	Squeeze-Out of Cover Film Adhesive and Ooze-Out of Covercoat	24	Figure 3-29	Annular Ring Measurement (External, Filled, Microsection Evaluation)	39
Figure 3-10	Missing material or skips in the bead of adhesive squeeze-out at coverlay edges	24	Figure 3-30	Annular Ring Measurement (Internal)	40
Figure 3-11	Unnecessary Copper Between Conductor and Nodule of Conductor	25	Figure 3-31	Microsection Rotations for Breakout Detection	41
Figure 3-12	Isolated Reductions of Conductor Thickness	26	Figure 3-32	Comparison of Microsection Rotations	41
Figure 3-13	Rectangular Surface Mount Lands	27	Figure 3-33	Example of Non-Conforming Dielectric Spacing Reduction Due to Breakout at Microvia Target Land	42
Figure 3-14	Round Surface Mount Lands	28	Figure 3-34	Example Measurement Locations for Hole Copper Plating	42
Figure 3-15	Printed Board Edge Connector Lands	28	Figure 3-35	Surface Copper Wrap Measurement for Filled Holes (Over Foil)	44
Figure 3-16	Dewetting	29	Figure 3-36	Surface Copper Wrap Measurement for Filled Holes (Over Laminate)	44
Figure 3-17	Edge Pull Back	29	Figure 3-37	Wrap Copper (Acceptable)	45
Figure 3-18	Plated Hole Microsection (Grinding/Polishing) Tolerance	32	Figure 3-38	Wrap Copper Removed by Excessive Processing, e.g. Sanding/Planarization/Etching (Not Acceptable)	45
			Figure 3-39	Copper Cap Thickness	46
			Figure 3-40	Copper Cap Filled Via Height (Bump)	46
			Figure 3-41	Copper Cap Depression (Dimple)	46
			Figure 3-42	Copper Cap Plating Voids	46
			Figure 3-43	Nonconforming Via fill Between Copper Cap Plating Layers	46
			Figure 3-44	Acceptable Via Fill Between Copper Cap Plating Layers	46
			Figure 3-45	Example of Acceptable Voiding in a Cap Plated, Copper Filled Via	47
			Figure 3-46	Example of Acceptable Voiding in a Copper Filled Microvia without Cap Plating	47
			Figure 3-47	Example of Nonconforming Void in a Cap Plated, Copper Filled Microvia	48

Table 3-16 Cap Plating Requirements40

Table 3-17 Microvia Contact Dimension
(Laser Drilled)42

Table 3-18 Microvia Contact Dimension
(Mechanically Drilled)43

Table 3-19 Internal Layer Foil Thickness
after Processing44

Table 3-20 Thickness of External Conductor of the
Finished Printed Board after Plating45

Table 3-21 Solder Mask Adhesion47

Table 3-22 Dielectric Withstanding Test Voltages48

Table 3-23 Insulation Resistance48

Table 4-1 Qualification Testing53

Table 4-2 C=0 Sampling Plan per Lot Size55

Table 4-3 Acceptance Testing and Frequency55

Table 4-4 Quality Conformance Testing59

Figure 3-48	Example of Nonconforming Void in a Copper Filled Microvia	48
Figure 3-49	Microvia Contact Dimension	48
Figure 3-50	Exclusion of Separations in Microvia Target Land Contact Dimension	48
Figure 3-51	Unintended Piercing of Microvia Target Land (Laser Drilled)	49
Figure 3-52	Intentional Piercing of Microvia Target Land (Mechanically Drilled)	49
Figure 3-53	Measurement of Total Copper Thickness When Selective Hole Plating is Specified	51
Figure 3-54	Metal Core to PTH	52
Figure 3-55	Measurement of Minimum Dielectric Spacing ..	52
Figure 3-56	Fill Material in Blind/Through Vias When Cap Plating Not Specified	53
Figure 3-57	Void in Fill Material at Hole Wall Interface	53
Figure 3-58	Bending Test	56

Tables

Table 1-1	Default Requirements	2
Table 3-1	Internal or External Metal Planes	7
Table 3-2	Final Finish, Plating and Coating Requirements	10
Table 3-3	Covercoat Adhesion	16
Table 3-4	Solder Wicking/Plating Penetration Limits	16
Table 3-5	Plating and Coating Voids Visual Examination...	17
Table 3-6	Edge Board Contact Gap	19
Table 3-7	Plating and Coating Voids in the Cavity Wall(s)	20
Table 3-8	Minimum Annular Ring	22

Table 3-9	Allowable Squeeze-Out of Coverlay Adhesive and Ooze-Out of Covercoat	24
Table 3-10	Minimum Solderable Annular Ring on Land Area	24
Table 3-11	Conductor Spacing Requirements	25
Table 3-12	PTH Integrity After Stress	33
Table 3-13	Negative Etchback Allowance	38
Table 3-14	Surface and Hole Copper Plating Minimum Requirements for Through-Holes	43
Table 3-15	Hole Copper Plating Minimum Requirements for Buried Vias > 2 Layers, and Blind Vias	43
Table 3-16	Hole Copper Plating Minimum Requirements for Microvias (Blind and Buried)	43
Table 3-17	Hole Copper Plating Minimum Requirements for Buried via cores (2 layers)	44
Table 3-18	Cap Plating Requirements	46
Table 3-19	Depression and Protrusions in Copper Filled Microvias	47
Table 3-20	Microvia Contact Dimension (Laser Drilled)	49
Table 3-21	Microvia Contact Dimension (Mechanically Drilled)	49
Table 3-22	Internal Layer Copper Thickness after Processing	50
Table 3-23	Thickness of External Conductor of the Finished Printed Board after Plating	51
Table 3-24	Solder Mask Adhesion	54
Table 3-25	Dielectric Withstanding Test Voltages	58
Table 3-26	Insulation Resistance	58
Table 4-1	Qualification Testing	60
Table 4-2	Acceptance Testing and Frequency	62
Table 4-3	Periodic Quality Conformance Testing	64

Qualification and Performance Specification for Flexible/Rigid-Flexible Printed Boards

1 SCOPE

1.1 Statement of Scope This specification covers qualification and performance requirements of flexible printed boards. The flexible printed board may be single-sided, double-sided, multilayer, or rigid-flex multilayer. All of these constructions may or may not include stiffeners, plated-through holes (PTHs), and blind/buried vias.

The flexible or rigid-flex printed board may contain build up High Density Interconnect (HDI) layers. The printed board may contain embedded active or passive circuitry with distributive capacitive planes, capacitive or resistive components conforming to IPC-6017.

The rigid section of the printed board may contain a metal core or external metal heat frame, which may be active or nonactive.

Revision level changes are described in 1.7.

1.2 Purpose The purpose of this specification is to provide requirements for qualification and performance of flexible printed boards designed to IPC-2221 and IPC-2223.

1.3 Performance Classification, Board Type, and Installation Usage

1.3.1 Classification This specification recognizes that flexible printed boards will be subject to variations in performance requirements based on end-use. These performance classes (Class 1, Class 2, and Class 3) are defined in IPC-6011.

1.3.2 Printed Board Type Performance requirements are established for the different types of flexible printed boards, classified as follows:

Type 1 - Single-sided flexible printed boards containing one conductive layer, with or without stiffeners.

Type 2 - Double-sided flexible printed boards containing two conductive layers with PTHs, with or without stiffeners.

Type 3 - Multilayer flexible printed boards containing three or more conductive layers with PTHs, with or without stiffeners.

Type 4 - Multilayer rigid and flexible material combinations containing three or more conductive layers with PTHs.

Type 5 - Flexible or rigid-flex printed boards containing two or more conductive layers without PTHs.

1.3.3 Installation Uses

Use A - Capable of withstanding flex during installation.

Use B - Capable of withstanding continuous flexing for the number of cycles as specified on the procurement documentation.

Use C - High temperature environment (over 105 °C [221 °F]).

Use D - UL Recognition. See UL 94 and UL 796F.

1.3.4 Selection for Procurement For procurement purposes, performance class and installation usage **shall** be specified in the procurement documentation.

The documentation **shall** provide sufficient information to the supplier so that the supplier can fabricate the flexible printed boards and ensure that the user receives the desired product. Information that should be included in the procurement documentation is to be in accordance with IPC-2611 and IPC-2614.

Note: If the drawing specifies the requirement in words, designators are not required.

The procurement documentation **shall** specify the thermal stress test method and the number of cycles (in relation to reflow profiles in IPC-TM-650, Method 2.6.27) to be used to meet the requirement of 3.6.1. Selection **shall** be from those depicted in 3.6.1.1, 3.6.1.2, 3.6.1.3 and 3.6.1.4. If not specified (see 5.1), the default **shall** be per Table 1-1.

During the selection process, the user should take into consideration the following when determining the appropriate thermal stress test method:

- Wave solder, selective solder, hand solder assembly processes (see 3.6.1.1)
- Conventional SnPb reflow processes (see 3.6.1.2)
- Lead-free reflow processes (see 3.6.1.3 and 3.6.1.4)