Menu
0
Total price
0 €
PRICES include / exclude VAT
>IPC-J-STD-075 - Revision B
 Current revisionPublished date: 01.02.2026
IPC-J-STD-075 - Revision B

IPC-J-STD-075 - Revision B

Classification of Passive and Solid State Devices for Assembly Processes

Format
Availability
Price and currency
English Secure PDF
Immediate download
Non-printable
96.81 €
English Hardcopy
10-14 dní
145.21 €
View table of Contents
Standard Number:IPC-J-STD-075 - Revision B
Published date:01.02.2026
DOD Adopted:No
ANSI Approved:No
Revision:B
Pages (English):35
DESCRIPTION

EIA/IPC/JEDEC J-STD-075 picks up where J-STD-020 left off by providing test methods to classify worst-case thermal process limitations for electronic components. Classification is referenced to common industry wave and reflow solder profiles including lead-free processing. The classifications represent maximum process sensitivity levels and do not establish rework conditions or recommended processes for an assembler. It outlines a process to classify and label non-semiconductor electronic component’s Process Sensitivity Level (PSL) and Moisture Sensitivity Level (MSL) consistent with the semiconductor industry’s classification levels (J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Devices and J-STD-033, Handling, Packing, Shipping and Use of Moisture/Reflow Sensitive Surface Mount Devices). Developed by ECIA, IPC and JEDEC.