Cena s DPH / bez DPH
>UNE EN IEC 60749-15:2020 - Semiconductor devices - Mechanical and climatic test methods - Part 15: Resistance to soldering temperature for through-hole mounted devices (Endorsed by Asociación Española de Normalización in November of 2020.)
sklademVydáno: 2020-11-01
UNE EN IEC 60749-15:2020 - Semiconductor devices - Mechanical and climatic test methods - Part 15: Resistance to soldering temperature for through-hole mounted devices (Endorsed by Asociación Española de Normalización in November of 2020.)

UNE EN IEC 60749-15:2020

Semiconductor devices - Mechanical and climatic test methods - Part 15: Resistance to soldering temperature for through-hole mounted devices (Endorsed by Asociación Española de Normalización in November of 2020.)

Dispositivos semiconductores. Métodos de ensayo mecánicos y climáticos. Parte 15: Resistencia a la temperatura de soldadura para dispositivos montados con agujeros pasantes. (Ratificada por la Asociación Española de Normalización en noviembre de 2020.)

Formát
Dostupnost
Cena a měna
Anglicky PDF
K okamžitému stažení
Tisknutelné
1778 Kč
Anglicky Tisk
Skladem
1778 Kč
Označení normy:UNE EN IEC 60749-15:2020
Počet stran:18
Vydáno:2020-11-01
Status:Norma
Popis

UNE EN IEC 60749-15:2020

This part of IEC 60749 describes a test used to determine whether encapsulated solid state devices used for through-hole mounting can withstand the effects of the temperature to which they are subjected during soldering of their leads by using wave soldering. In order to establish a standard test procedure for the most reproducible methods, the solder dip method is used because of its more controllable conditions. This procedure determines whether devices are capable of withstanding the soldering temperature encountered in printed wiring board assembly operations, without degrading their electrical characteristics or internal connections. This test is destructive and may be used for qualification, lot acceptance and as a product monitor. The heat is conducted through the leads into the device package from solder heat at the reverse side of the board. This procedure does not simulate wave soldering or reflow heat exposure on the same side of the board as the package body.

: